

VARIUS-NTV: A Model of Process Variations at Near-Threshold Voltages

Ulya R. Karpuzcu♦, Krishna Kolluru*, Nam Sung Kim*, Josep Torrellas♦

♦ University of Illinois

* University of Wisconsin

<http://iacoma.cs.uiuc.edu/varius/ntv>



UNIVERSITY OF ILLINOIS
AT URBANA-CHAMPAIGN



WISCONSIN
UNIVERSITY OF WISCONSIN-MADISON

Problem: The Many-Core Power Wall




Ulya R. Karpuzcu


2

i-acoma
group


Problem: The Many-Core Power Wall




Problem: The Many-Core Power Wall



Problem: The Many-Core Power Wall



Problem: The Many-Core Power Wall



Pushing Back the Many-Core Power Wall: Near-threshold Voltage Operation



Pushing Back the Many-Core Power Wall: Near-threshold Voltage Operation


- V_{dd} remains slightly above V_{th}

Pushing Back the Many-Core Power Wall: Near-threshold Voltage Operation

- V_{dd} remains slightly above V_{th}
 - Near-threshold Voltage (NTV): $\sim 0.5V$
 - Conventional = Super-threshold Voltage (STV): $\sim 1V$

Pushing Back the Many-Core Power Wall: Near-threshold Voltage Operation

- V_{dd} remains slightly above V_{th}
 - Near-threshold Voltage (NTV): ~0.5V
 - Conventional = Super-threshold Voltage (STV): ~1V
- Operation with much higher energy-efficiency
 - P_{DYN} and P_{STA} are super-linear functions of V_{dd}



V_{th}

$\sim 0.5V$


$\sim 1V$

5



Ulya R. Karpuzcu




i-acoma
group



Ulya R. Karpuzcu

5

i-acoma
group






Ulya R. Karpuzcu

5

i-acoma
group

$V_{dd,SubTV}$





V_{th} ~0.5V




~1V


5





Ulya R. Karpuzcu


i-acoma
group












At NTV, more cores can be active than at STV



Pushing Back the Many-Core Power Wall: Near-threshold Voltage Operation



Ulya R. Karpuzcu

6

i-acoma
group

Pushing Back the Many-Core Power Wall: Near-threshold Voltage Operation

- Key NTV barrier : Increased sensitivity to parametric variation



Pushing Back the Many-Core Power Wall: Near-threshold Voltage Operation

- Key NTV barrier : Increased sensitivity to parametric variation
- How to cope with increased sensitivity to variations at NTV?



Pushing Back the Many-Core Power Wall: Near-threshold Voltage Operation

- Key NTV barrier : Increased sensitivity to parametric variation
- How to cope with increased sensitivity to variations at NTV?
 - Holistic approach involving all levels of system stack



Pushing Back the Many-Core Power Wall: Near-threshold Voltage Operation

- Key NTV barrier : Increased sensitivity to parametric variation
- How to cope with increased sensitivity to variations at NTV?
 - Holistic approach involving all levels of system stack
 - First step: Characterize the impact of variation



Pushing Back the Many-Core Power Wall: Near-threshold Voltage Operation

- Key NTV barrier : Increased sensitivity to parametric variation
 - How to cope with increased sensitivity to variations at NTV?
 - Holistic approach involving all levels of system stack
 - First step: Characterize the impact of variation
- **Contribution: VARIUS-NTV**



Pushing Back the Many-Core Power Wall: Near-threshold Voltage Operation

- Key NTV barrier : Increased sensitivity to parametric variation
- How to cope with increased sensitivity to variations at NTV?
 - Holistic approach involving all levels of system stack
 - First step: Characterize the impact of variation
 - ▶ **Contribution: VARIUS-NTV**
 - ▶ A (μ)architectural model of parametric variation for NTV



Parametric Variation: Basics



Ulya R. Karpuzcu

7

i-acoma
group

Parametric Variation: Basics

- Deviation of device parameters from nominal: V_{th} , L_{eff}



Ulya R. Karpuzcu

7

i-acoma
group

Parametric Variation: Basics

- Deviation of device parameters from nominal: V_{th} , L_{eff}
- Impact of variation?



Ulya R. Karpuzcu

7

i-acoma
group

Parametric Variation: Basics


- Deviation of device parameters from nominal: V_{th} , L_{eff}
- Impact of variation?

Chip f ↓



Parametric Variation: Basics

- Deviation of device parameters from nominal: V_{th} , L_{eff}
- Impact of variation?




- Probability of a path with $\tau = \tau_i$ being exercised



Parametric Variation: Basics


- Deviation of device parameters from nominal: V_{th} , L_{eff}
- Impact of variation?



- Probability of a path with $\tau = \tau_i$ being exercised

Parametric Variation: Basics


- Deviation of device parameters from nominal: V_{th} , L_{eff}
- Impact of variation?



- Probability of a path with $\tau = \tau_i$ being exercised

Parametric Variation: Basics


- Deviation of device parameters from nominal: V_{th} , L_{eff}
- Impact of variation?



- Probability of a path with $\tau = \tau_i$ being exercised


Parametric Variation: Basics

- Deviation of device parameters from nominal: V_{th} , L_{eff}
- Impact of variation?



Parametric Variation: Basics


- Deviation of device parameters from nominal: V_{th} , L_{eff}
- Impact of variation?



● Probability of a path with $\tau = \tau_i$ being exercised

Parametric Variation: Basics

- Deviation of device parameters from nominal: V_{th} , L_{eff}
- Impact of variation?




● Probability of a path with $\tau = \tau_i$ being exercised




Parametric Variation: Basics

- Deviation of device parameters from nominal: V_{th} , L_{eff}
- Impact of variation?




● Probability of a path with $\tau = \tau_i$ being exercised


Parametric Variation at NTV




Parametric Variation at NTV




Parametric Variation at NTV




Parametric Variation at NTV



Parametric Variation at NTV



Same ΔV_{th} causes higher f variation at NTV than at STV



VARIUS-NTV: Overview



Ulya R. Karpuzcu

VARIUS-NTV: Overview

- Extend VARIUS [Sarangi'o8]



Ulya R. Karpuzcu

VARIUS-NTV: Overview

- Extend VARIUS [Sarangi'08]

Systematic variation



Ulya R. Karpuzcu

VARIUS-NTV: Overview

- Extend VARIUS [Sarangi'08]

Systematic variation

+

Random variation



Ulya R. Karpuzcu

9

i-acoma
group

VARIUS-NTV: Overview

- Extend VARIUS [Sarangi'08]

Systematic variation

+

Random variation

Multi-variate Gaussian Distribution



Ulya R. Karpuzcu

9

i-acoma
group

VARIUS-NTV: Overview

- Extend VARIUS [Sarangi'08]

Systematic variation

+

Random variation

Multi-variate Gaussian Distribution


Spatial Correlation



VARIUS-NTV: Overview

- Extend VARIUS [Sarangi'08]

Systematic variation + Random variation
Spatial Correlation Multi-variate Gaussian Distribution




Floorplan



VARIUS-NTV: Overview

- Extend VARIUS [Sarangi'08]

Systematic variation + Random variation
Multi-variate Gaussian Distribution
Spatial Correlation




Floorplan




VARIUS-NTV: Overview

- Extend VARIUS [Sarangi'08]




VARIUS-NTV: Overview


- Extend VARIUS [Sarangi'08]



VARIUS-NTV: Logic Timing Model




VARIUS-NTV: Logic Timing Model



Gate delay

VARIUS-NTV: EKV-based $\tau \propto \frac{V_{dd} \times L_{eff}}{\ln^2(e^{(\frac{V_{dd}-V_{th}}{2 \times n \times v_t})} + 1)}$


VARIUS-NTV: Logic Timing Model



Gate delay

VARIUS-NTV: EKV-based $\tau \propto \frac{V_{dd} \times L_{eff}}{\ln^2(e^{(\frac{V_{dd}-V_{th}}{2 \times n \times V_t})} + 1)}$


VARIUS-NTV: Logic Timing Model




Gate delay

VARIUS-NTV: EKV-based $\tau \propto \frac{V_{dd} \times L_{eff}}{\ln^2(e^{(\frac{V_{dd}-V_{th}}{2 \times n \times L})} + 1)}$

Path delay



VARIUS-NTV: Logic Timing Model




Gate delay


VARIUS-NTV: EKV-based

$$\tau \propto \frac{V_{dd} \times L_{eff}}{\ln^2(e^{(\frac{V_{dd}-V_{th}}{2 \times n \times L})} + 1)}$$

Path delay



VARIUS-NTV: Logic Timing Model




Gate delay


VARIUS-NTV: EKV-based

$$\tau \propto \frac{V_{dd} \times L_{eff}}{\ln^2(e^{(\frac{V_{dd}-V_{th}}{2 \times n \times L})} + 1)}$$

Path delay



VARIUS-NTV: Logic Timing Model




Gate delay

VARIUS-NTV: EKV-based

$$\tau \propto \frac{V_{dd} \times L_{eff}}{\ln^2(e^{(\frac{V_{dd}-V_{th}}{2 \times n \times L})} + 1)}$$

Path delay



VARIUS-NTV: Memory Model




Ulya R. Karpuzcu

11

i-acoma
group


VARIUS-NTV: Memory Model

- 8T SRAM Cell




VARIUS-NTV: Memory Model

- 8T SRAM Cell




VARIUS-NTV: Memory Model

- 8T SRAM Cell
- Model various failure types




VARIUS-NTV: Memory Model

- 8T SRAM Cell
- Model various failure types
 - Hold




VARIUS-NTV: Memory Model

- 8T SRAM Cell
- Model various failure types
 - Hold
 - WR Stability




VARIUS-NTV: Memory Model

- 8T SRAM Cell
- Model various failure types
 - Hold
 - WR Stability
 - WR Timing




VARIUS-NTV: Memory Model

- 8T SRAM Cell
- Model various failure types
 - Hold
 - WR Stability
 - WR Timing
 - Rd Timing




VARIUS-NTV: Memory Model


- 8T SRAM Cell
- Model various failure types
 - Hold
 - WR Stability
 - WR Timing
 - Rd Timing
 - Account for leakage



Hold Analysis




Hold Analysis




Hold Analysis

- The cell is not accessed




Hold Analysis

- The cell is not accessed
- Node L loses its state



Hold Analysis


- The cell is not accessed
- Node L loses its state
 - ▶ Excessive leakage



Hold Analysis

- The cell is not accessed
- Node L loses its state
 - ▶ Excessive leakage

VARIUS-NTV




Hold Analysis

- The cell is not accessed
- Node L loses its state
 - ▶ Excessive leakage

VARIUS-NTV

- Minimum V_{dd} (V_{ddMIN}) to exclude state loss




Hold Analysis


- The cell is not accessed
- Node L loses its state
 - ▶ Excessive leakage

VARIUS-NTV


- Minimum V_{dd} (V_{ddMIN}) to exclude state loss
- Hold failure rate at any given V_{dd}




SRAM Timing Analysis




SRAM Timing Analysis




SRAM Timing Analysis





SRAM Timing Analysis



SRAM Timing Analysis



SRAM Timing Analysis



VARIUS-NTV: Summary



Ulya R. Karpuzcu

14

i-acoma
group

VARIUS-NTV: Summary

Gate Delay Model

EKV Based



Ulya R. Karpuzcu

14

i-acoma
group

VARIUS-NTV: Summary

Gate Delay Model	EKV Based
SRAM Cell Architecture	8T



VARIUS-NTV: Summary

Gate Delay Model	EKV Based
SRAM Cell Architecture	8T
SRAM Failure Modes	Hold Write Stability Write Timing Read Timing



VARIUS-NTV: Summary

Gate Delay Model	EKV Based
SRAM Cell Architecture	8T
SRAM Failure Modes	Hold Write Stability Write Timing Read Timing
Impact of Leakage	✓



VARIUS-NTV: Validation



Ulya R. Karpuzcu

15

i-acoma
group

VARIUS-NTV: Validation

Validated against Intel 80-core TeraFLOPS




Ulya R. Karpuzcu

15

i-acoma
group

VARIUS-NTV: Validation

Validated against Intel 80-core TeraFLOPS



f ratio of fastest to slowest core




Ulya R. Karpuzcu

15

i-acoma
group


VARIUS-NTV: Validation

Validated against Intel 80-core TeraFLOPS



Evaluation Setup

- 288 core chip:
 - 36 clusters, 8 cores per cluster
 - Core: Single issue in-order
- 11nm process




Variation in V_{ddMIN}




Ulya R. Karpuzcu


Variation in V_{ddMIN}




Variation in V_{ddMIN}




Variation in V_{ddMIN}





Variation in Frequency





Variation in Frequency



Variation in Frequency





Variation in Frequency



- Larger f variation at NTV
- 2.5x (NTV) vs. 1.9x (STV)





Variation in Frequency



- Larger f variation at NTV
- 2.5x (NTV) vs. 1.9x (STV)





Variation in Frequency



- Larger f variation at NTV
 - 2.5x (NTV) vs. 1.9x (STV)
- Memories more vulnerable




Variation in Frequency



- Larger f variation at NTV
 - 2.5x (NTV) vs. 1.9x (STV)
- Memories more vulnerable




Variation in Frequency




Ulya R. Karpuzcu

i-acoma
group

Variation in Frequency




Variation in Frequency



Variation in Frequency

Variation in V_{th} $\uparrow \Rightarrow$ The spread of distribution \uparrow



Timing Error Rate (Logic)




Ulya R. Karpuzcu

20


i-acoma
group

Timing Error Rate (Logic)



Ulya R. Karpuzcu

Timing Error Rate (Logic)



Conclusion



Ulya R. Karpuzcu

Conclusion

VARIUS-NTV: A μ -architectural model of variations at NTV



Ulya R. Karpuzcu

Conclusion

VARIUS-NTV: A μ -architectural model of variations at NTV

- Gate delay model tailored for NTV



Conclusion

VARIUS-NTV: A μ -architectural model of variations at NTV

- Gate delay model tailored for NTV
- SRAM cell architecture facilitating robust operation at NTV



Conclusion

VARIUS-NTV: A μ -architectural model of variations at NTV

- Gate delay model tailored for NTV
- SRAM cell architecture facilitating robust operation at NTV
- Various SRAM failure modes



Conclusion

VARIUS-NTV: A μ -architectural model of variations at NTV

- Gate delay model tailored for NTV
- SRAM cell architecture facilitating robust operation at NTV
- Various SRAM failure modes
- Consideration of leakage throughout analysis



Conclusion

VARIUS-NTV: A μ -architectural model of variations at NTV

- Gate delay model tailored for NTV
- SRAM cell architecture facilitating robust operation at NTV
- Various SRAM failure modes
- Consideration of leakage throughout analysis
- Useful for a variety of (μ)architectural studies



Conclusion

VARIUS-NTV: A μ -architectural model of variations at NTV

- Gate delay model tailored for NTV
- SRAM cell architecture facilitating robust operation at NTV
- Various SRAM failure modes
- Consideration of leakage throughout analysis
- Useful for a variety of (μ)architectural studies
 - Design space exploration:
 - Safe Vdd, f for logic and on-chip memory along with induced power



Conclusion

VARIUS-NTV: A μ -architectural model of variations at NTV

- Gate delay model tailored for NTV
- SRAM cell architecture facilitating robust operation at NTV
- Various SRAM failure modes
- Consideration of leakage throughout analysis
- Useful for a variety of (μ)architectural studies
 - Design space exploration:
 - Safe Vdd, f for logic and on-chip memory along with induced power
 - Reliability analysis:
 - Timing/stability error rate for logic and on-chip memory



Conclusion

VARIUS-NTV: A μ -architectural model of variations at NTV

- Gate delay model tailored for NTV
- SRAM cell architecture facilitating robust operation at NTV
- Various SRAM failure modes
- Consideration of leakage throughout analysis
- Useful for a variety of (μ)architectural studies
 - Design space exploration:
 - Safe Vdd, f for logic and on-chip memory along with induced power
 - Reliability analysis:
 - Timing/stability error rate for logic and on-chip memory
- Download: <http://iacoma.cs.uiuc.edu/varius/ntv>



VARIUS-NTV: A Model of Process Variations at Near-Threshold Voltages

Ulya R. Karpuzcu♦, Krishna Kolluru*, Nam Sung Kim*, Josep Torrellas♦

♦ University of Illinois

* University of Wisconsin

<http://iacoma.cs.uiuc.edu/varius/ntv>



UNIVERSITY OF ILLINOIS
AT URBANA-CHAMPAIGN



WISCONSIN
UNIVERSITY OF WISCONSIN-MADISON