



DESIGN, AUTOMATION & TEST IN EUROPE

25 - 27 March 2024 · Valencia, Spain

The European Event for Electronic  
System Design & Test

# On Gate Flip Errors in Computing-In-Memory

**Zamshed I. Chowdhury, Husrev Cilasun, Salonik Resch,  
Masoud Zabihi, Yang Lv, Brandon Zink, Jian-Ping Wang,  
Sachin S. Sapatnekar, and Ulya R. Karpuzcu**

This work was supported by NSF Grant SPX-1725420 and in part with Cisco fellowships.




UNIVERSITY OF MINNESOTA

# Gate Flips: A CIM-Specific Error Mode

- **Computing in (nonvolatile) memory (CIM)**
  - Boolean gate operations performed directly within memory
  - Great energy efficiency potential
- **Functional correctness?**
  - Standard models do not cover CIM-specific errors
  - **Example: Gate Flips**
    - Variations “flip” functionality of Boolean gates in memory
    - Each Boolean gate can behave as another


# Case Study: Computing in MRAM

- **Boolean gate formation between cells**
  - Resistive network
  - A voltage and a preset define each gate
    - Output is preset to this known value
    - Output switches according to truth table
- **Example: NAND**
  - Output is preset to 1
  - Output remains unchanged if inputs = 00, 01, 10
  - Output reset to 0 if inputs= 11



# Case Study: Computing in MRAM

- **Boolean gate formation between cells**
  - **Resistive network**
  - **A voltage and a preset define each gate**
    - **Output is preset to this known value**
    - **Output switches according to truth table**
- **Example: NAND**
  - **Output is preset to 1**
  - **Output remains unchanged if inputs = 00, 01, 10**
  - **Output reset to 0 if inputs= 11**



# Gate Flips

- **Preset (Write) errors can cause gate flips**
  - **Preset errors: Unsuccessful or unintended writes to the output**
  - **Truth table matches a different gate**

$I_0$	$I_1$	Out	
		AND	
		Preset	$\xrightarrow{VGATE}$ Final
0	0	1	$\longrightarrow$ 0
0	1	1	$\longrightarrow$ 0
1	0	1	$\longrightarrow$ 0
1	1	1	$\xrightarrow{\times}$ 1

No Write  
...  
Unintended Write

$I_0$	$I_1$	Out	
		OR	
		Preset	$\xrightarrow{VGATE}$ Final
0	0	1	$\longrightarrow$ 0
0	1	1	$\xrightarrow{\times}$ 1
1	0	1	$\xrightarrow{\times}$ 1
1	1	1	$\xrightarrow{\times}$ 1



# Gate Flip Matrix

- Gate flips can be inferred from truth table
- Gate flip condition
  - Only gates of the same preset can flip to each other
  - Higher fan-in gates can flip to lower fan-in gates
    - But not vice versa
- Gate flip matrix
  - Summarizes flip patterns
  - Instrumental in
    - Functional reliability assessment
    - Forming gate libraries

	AND	OR	COPY	MAJ3	MAJ5	NAND	NOR	NOT	MAJ3B	MAJ5B
AND	Same Gate	Gate flip	Gate flip	Gate flip	Gate flip	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Preset Protected
OR	Gate flip	Same Gate	Gate flip	Gate flip	Gate flip	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Preset Protected
COPY	Fan-in Protected	Fan-in Protected	Same Gate	Fan-in Protected	Fan-in Protected	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Preset Protected
MAJ3	Gate flip	Gate flip	Gate flip	Same Gate	Fan-in Protected	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Preset Protected
MAJ5	Gate flip	Gate flip	Gate flip	Gate flip	Same Gate	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Preset Protected
NAND	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Same Gate	Gate flip	Gate flip	Gate flip	Gate flip
NOR	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Gate flip	Same Gate	Gate flip	Gate flip	Gate flip
NOT	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Fan-in Protected	Fan-in Protected	Same Gate	Fan-in Protected	Fan-in Protected
MAJ3B	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Gate flip	Gate flip	Gate flip	Same Gate	Fan-in Protected
MAJ5B	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Preset Protected	Gate flip	Gate flip	Gate flip	Gate flip	Same Gate

# Results

- Significant portion of write errors manifest as gate flips
  - Statistical fault injection
    - Unsuccessful and unintended writes
  - ML, graph analytics, bioinformatics benchmarks



# Conclusion

- **CIM gives rise to new error modes**
  - Gate flips form one such class
- **Most write errors manifest as gate flips**
- **High-level abstractions like the gate flip matrix can**
  - Help with functional reliability assessment of CIM
  - Guide design of universal gate libraries for CIM



**Thanks!**



DESIGN, AUTOMATION & TEST IN EUROPE

25 - 27 March 2024 · Valencia, Spain

The European Event for Electronic  
System Design & Test

# On Gate Flip Errors in Computing-In-Memory

**Zamshed I. Chowdhury, Husrev Cilasun, Salonik Resch,  
Masoud Zabihi, Yang Lv, Brandon Zink, Jian-Ping Wang,  
Sachin S. Sapatnekar, and Ulya R. Karpuzcu**

This work was supported by NSF Grant SPX-1725420 and in part with Cisco fellowships.



UNIVERSITY OF MINNESOTA